- Latchable P-Input Ports With Power-Up Clear
- Choice of Logical or Arithmetic (Two's Complement) Comparison
- Data and PLE Inputs Utilize pnp Input Transistors to Reduce dc Loading Effects
- Approximately $35 \%$ Improvement in ac Performance Over Schottky TTL While Performing More Functions
- Cascadable to n Bits While Maintaining High Performance
- $10 \%$ Less Power Than STTL for an 8-Bit Comparison
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs


## description

These advanced Schottky devices are capable of performing high-speed arithmetic or logic comparisons on two 8 -bit binary or two's complement words. Two fully decoded decisions about words P and Q are externally available at two outputs. These devices are fully expandable to any number of bits without external gates. To compare words of longer lengths, the $\mathrm{P}>$ QOUT and $P<$ QOUT outputs of a stage handling less significant bits can be connected to the $\mathrm{P}>$ QIN and $P<$ QIN inputs of the next stage handling more significant bits. The cascading paths are implemented with only a two-gate-level delay to reduce overall comparison times for long words. Two alternative methods of cascading are shown in application information.
The latch is transparent when P latch-enable (PLE) input is high; the P-input port is latched when PLE is low. This provides the designer with temporary storage for the P-data word. The enable circuitry is implemented with minimal delay times to enhance performance when cascaded for longer words. The PLE, $P$, and $Q$ data inputs utilize pnp input transistors to reduce the low-level current input requirement to typically -0.25 mA , which minimizes dc loading effects.
The SN54AS885 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74AS885 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

| FUNCTION TABLE |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COMPARISON | INPUTS |  |  |  | OUTPUTS |  |
|  | L/ $/ \bar{A}$ | $\begin{aligned} & \text { DATA } \\ & \text { PO-P7, } \\ & \text { O0-O7, } \end{aligned}$ | $\mathrm{P}>$ QIN | $\mathrm{P}<$ QIN | P > QOUT | P < QOUT |
| Logical | H | $P>Q$ | X | X | H | L |
| Logical | H | $P<Q$ | X | X | L | H |
| Logical ${ }^{\text {l }}$ | H | $P=Q$ | H or L | H or L | H or L | H or L |
| Arithmetic | L | P AGQ | X | X | H | L |
| Arithmetic | L | Q AG P | X | X | L | H |
| Arithmetic $\dagger$ | L | $\mathrm{P}=\mathrm{Q}$ | H or L | H or L | H or L | H or L |

† In these cases, $\mathrm{P}>$ QOUT follows $\mathrm{P}>$ QIN and $\mathrm{P}<$ QOUT follows $\mathrm{P}<$ QIN. $A G=$ arithmetically greater than

## logic symbol $\ddagger$


$\ddagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DW, JT, and NT packages.
logic diagram (positive logic)


Pin numbers shown are for the DW, JT, and NT packages.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$
$\qquad$

Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ : SN54AS885 $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots . . .5^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
SN74AS885 ........................................ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

Storage temperature range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

|  |  | SN54AS885 |  |  | SN74AS885 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| IOH | High-level output current |  |  | -2 |  |  | -2 | mA |
| IOL | Low-level output current |  |  | 20 |  |  | 20 | mA |
| $\mathrm{t}_{\text {su }}{ }^{*}$ | Setup time, data before PLE $\downarrow$ | 2 |  |  | 2 |  |  | ns |
| th* | Hold time, data after PLE $\downarrow$ | 4.5 |  |  | 4 |  |  | ns |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS885 |  |  | SN74AS885 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYPキ | MAX | MIN | TYPキ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , | $\mathrm{IOH}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=20 \mathrm{~mA}$ |  | 0.35 | 0.5 |  | 0.35 | 0.5 | V |
| I |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| ${ }^{\text {IIH }}$ | L/A | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ |  |  | 40 |  |  | 40 | $\mu \mathrm{A}$ |
|  | Others |  |  |  |  | 20 |  |  | 20 |  |
| IIL | L/ $\bar{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | V I $=0.4 \mathrm{~V}$ |  |  | -4 |  |  | -4 | mA |
|  | $\mathrm{P}>\mathrm{QIN}, \mathrm{P}$ < QIN |  |  |  |  | -2 |  |  | -2 |  |
|  | P, Q, PLE |  |  |  |  | -1 |  |  | -1 |  |
| Io§ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -20 |  | -112 | -20 |  | -112 | mA |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | See Note 1 |  | 130 | 210 |  | 130 | 210 | mA |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. NOTE 1: ICC is measured with all inputs high except $\mathrm{L} / \overline{\mathrm{A}}$, which is low.
switching characteristics (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\operatorname{MIN} \text { to } \mathrm{MAX} \\ & \hline \end{aligned}$ |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS885 |  |  | SN74AS885 |  |  |  |
|  |  |  | MIN | TYP $\dagger$ | MAX | MIN | TYP $\dagger$ | MAX |  |
| tPLH | L/A | $\begin{aligned} & \mathrm{P} \text { < QOUT, } \\ & \mathrm{P}>\mathrm{QOUT} \end{aligned}$ | 2 | 8.5 | 14 | 1 | 8.5 | 13 | ns |
| tPHL |  |  | 2 | 7.5 | 14 | 1 | 7.5 | 13 |  |
| tPLH | $\begin{aligned} & P<\text { QIN }, \\ & P>Q i N \end{aligned}$ | $\begin{aligned} & \mathrm{P} \text { < QOUT, } \\ & \mathrm{P}>\mathrm{QOUT} \end{aligned}$ | 2 | 5 | 10 | 1 | 5 | 8 | ns |
| tPHL |  |  | 2 | 5.5 | 10 | 1 | 5.5 | 8 |  |
| tPLH | Any P or Q data input | $\begin{aligned} & \mathrm{P} \text { < QOUT, } \\ & \mathrm{P}>\mathrm{QOUT} \end{aligned}$ | 2 | 13.5 | 21 | 1 | 13.5 | 17.5 | ns |
| tPHL |  |  | 2 | 10 | 17 | 1 | 10 | 15 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## APPLICATION INFORMATION

The 'AS885 can be cascaded to compare words longer than eight bits. Figure 1 shows the comparison of two 32 -bit words; however, the design is expandable to n bits. Figure 1 shows the optimum cascading arrangement for comparing words of 32 bits or greater. Typical delay times shown are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and use the standard advanced Schottky load of $R_{L}=500 \Omega, C_{L}=50 \mathrm{pF}$.
Figure 2 shows the fastest cascading arrangement for comparing 16-bit or 24-bit words. Typical delay times shown are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and use the standard advanced Schottky load of $\mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$.

APPLICATION INFORMATION


Figure 1. 32-Bit to 72 ( n )-Bit Magnitude Comparator

## APPLICATION INFORMATION



Figure 2. Fastest Cascading Arrangement for Comparing 16-Bit or 24-Bit Words

## PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. When measuring propagation delay items of 3-state outputs, switch S 1 is open.
D. All input pulses have the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=2 \mathrm{~ns}$, duty cycle $=50 \%$.
E. The outputs are measured one at a time with one transition per measurement.

Figure 3. Load Circuits and Voltage Waveforms

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | $\text { Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5962-89757013A | ACTIVE | LCCC | FK | 28 | 1 | TBD | POST-PLATE | N/ A for Pkg Type |
| 5962-8975701KA | ACTIVE | CFP | W | 24 | 1 | TBD | A42 | N/ A for Pkg Type |
| 5962-8975701LA | ACTIVE | CDIP | JT | 24 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| SN54AS885JT | ACTIVE | CDIP | JT | 24 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| SN74AS885DW | ACTIVE | SOIC | DW | 24 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS885DWE4 | ACTIVE | SOIC | DW | 24 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS885DWG4 | ACTIVE | SOIC | DW | 24 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS885DWR | ACTIVE | SOIC | DW | 24 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS885DWRE4 | ACTIVE | SOIC | DW | 24 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS885DWRG4 | ACTIVE | SOIC | DW | 24 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS885NT | ACTIVE | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| SN74AS885NT3 | OBSOLETE | PDIP | NT | 24 |  | TBD | Call TI | Call TI |
| SN74AS885NTE4 | ACTIVE | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| SNJ54AS885FK | ACTIVE | LCCC | FK | 28 | 1 | TBD | POST-PLATE | N/ A for Pkg Type |
| SNJ54AS885JT | ACTIVE | CDIP | JT | 24 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| SNJ54AS885W | ACTIVE | CFP | W | 24 | 1 | TBD | A42 | N/ A for Pkg Type |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The $\mathrm{Pb}-\mathrm{Free} / \mathrm{Green}$ conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb -Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb - Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on

## PACKAGE OPTION ADDENDUM

incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter $(\mathrm{mm})$ | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | $\begin{gathered} \mathrm{P} 1 \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ (\mathrm{~mm}) \end{gathered}$ | Pin1 Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74AS885DWR | SOIC | DW | 24 | 2000 | 330.0 | 24.4 | 10.75 | 15.7 | 2.7 | 12.0 | 24.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74AS885DWR | SOIC | DW | 24 | 2000 | 346.0 | 346.0 | 41.0 |

FK (S-CQCC-N**)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
E. Index point is provided on cap for terminal identification only.

DW (R-PDSO-G24)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013 variation AD.


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification.
E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Tl under the patents or other intellectual property of TI .
Reproduction of Tl information in Tl data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated Tl product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify Tl and its representatives against any damages arising out of the use of Tl products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific Tl products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products |  |
| :--- | :--- |
| Amplifiers |  |
| Data Converters | amplifier.ti.com |
| DSP | dataconverter.ti.com |
| Clocks and Timers | dsp.ti.com |
| Interface | www.ti.com/cocks |
| Logic | nterace.ti.com |
| Power Mgmt | ogic.ti.com |
| Microcontrollers | Dowe.ti.com |
| RFID | nicrocontroler.ti.com |
| RF/IF and ZigBee® Solutions | NWw.ti-rfid.com |
|  |  |


| Applications |  |
| :---: | :---: |
| Audio | www.ti.com/audio |
| Automotive | www.ticom/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Medical | www.ti.com/medica |
| Military | www.ti.com/military |
| Optical Networking | www.ticom/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video \& Imaging | www.ticom/vided |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated

